

# AT3U BLOCK DIAGRAM

01

## PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

04-- 0402 footprint  
06-- 0603 footprint  
08-- 0805 footprint  
12-- 1206 footprint  
F-- 1% tolerance

**Cable Docking**

- TV\_OUT
- VGA
- RJ-45
- CIR/Pwr btn
- Stereo MIC
- Headphone Jack
- USB Port
- VOL Cntr

PAG 31

**SYSTEM CHARGER(MAX8724)**  
PAG 33


**SYSTEM POWER MAX8778**  
PAG 34

**VCCP +1.5V AND GMCH 1.05V(MAX8717)**  
PAG 35

**CPU CORE MAX8771**  
PAG 36

**DDR II SDDR\_VTERM 1.8V/1.8VSUS(TPS51116REG)**  
PAG 37



**DISCHARGE/3VS/5VS/LANVCC**  
PAG 38






PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug

**PROJECT : AT3U**  
**Quanta Computer Inc.**


Size Custom Document Number BLOCK DIAGRAM Rev 2A  
Date: Monday, April 30, 2007 Sheet 1 of 37




internal have already build-in 33ohm damping resistor




SI-2 add -- reserve not need



CK505



CPU Clock select



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


GLCK\_SEL = FCTSEL1




FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1= External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



PROJECT : AT3U  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	CLOCK GENERATOR	2A
Date: Wednesday, May 02, 2007	Sheet 2 of 37	







PROJECT : AT3U  
Quanta Computer Inc.

Size Custom	Document Number Merom Processor (POWER)	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 4 of 37	











PROJECT : AT3U  
Quanta Computer Inc.

Size Custom	Document Number Crestline (DDR)	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 7 of 37











All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal  
CFG[17:3] Have internal Pull-up  
CFG[18:19] Have internal Pull-down  
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMI X4(Default)
-----------	--




FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---





XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



SDVO Present  
Strap define at External DVI control page



PROJECT : AT3U  
Quanta Computer Inc.

Size Custom	Document Number 10 -- GMCH STRAP-3(6 of 6)	Rev 2A
Date: Wednesday, May 02, 2007   Sheet 11 of 37		


## DDRII DUAL CHANNEL A,B.

12




## DDRII A CHANNEL




## DDRII B CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR\_VTERM

PROJECT : AT3U  
Quanta Computer Inc.Size  
CustomDocument Number  
DDRII RES.ARRAYRev  
2A

Date: Wednesday, May 02, 2007 Sheet 12 of 37







MINI CARD PCI-E

EXPRESS CARD (NEW CARD)

support  
RBSON  
card

PCI-E-LAN

[21] AD[0..31]

U42B

PCI

REQ0#

GNT0#

REQ1#/GPIO50

GNT1#/GPIO51

REQ2#/GPIO52

GNT2#/GPIO53

REQ3#/GPIO54

GNT3#/GPIO55

C/BE0#

C/BE1#

C/BE2#

C/BE3#

IRDY#

PAR

PCIRST#

DEVSEL#

PERR#

PLOCK#

SERR#

STOP#

TRDY#

FRAME#

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

Interrupt I/O

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

REQ0#

GNT0#

REQ1#/GPIO50

GNT1#/GPIO51

REQ2#/GPIO52

GNT2#/GPIO53

REQ3#/GPIO54

GNT3#/GPIO55

C/BE0#

C/BE1#

C/BE2#

C/BE3#

IRDY#

PAR

PCIRST#

DEVSEL#

PERR#

PLOCK#

SERR#

STOP#

TRDY#

FRAME#

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#

PCICLK

PME#

PIRQA#

PIRQB#

PIRQC#

PIRQD#

PIRQE#/GPIO2

PIRQF#/GPIO3

PIRQG#/GPIO4

PIRQH#/GPIO5

ICH8M REV 1.0

PLTRST#


PCICLK

PME#









## CRT PORT











PROJECT : AT3U  
Quanta Computer Inc.


Size Custom	Document Number LCD CONN	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 19 of 37	



bom create 2'nd source






## SCREW HOLE








SI 4/20 del hole16

SI 4/30 del PAD1,9,10,13,16



## BT PAD








INT. SPEAKER




AUDIO AMPLIFIER

0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB




PCSPK BEEP



LINE OUT Amplifier










[illegible][illegible][illegible]

close U6



E : Stuffed for 8101E(10/100)





## Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V





	Q19	Q21
RTL8111B	Need	Need
RTL8101E	N/A	N/A

PROJECT : AT3U  
Quanta Computer Inc.

Size Custom	Document Number LAN POWER	Rev 2A
Date: Wednesday, May 02, 2007   Sheet 26 of 37		








PCI-Express TX and RX direct to connector





PROJECT : AT3U  
Quantia Computer Inc.

Size Custom	Document Number NEW CARD/BT	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 27 of 37	




## KEYBOARD PULL-UP










PROJECT : AT3U  
Quanta Computer Inc.

Size Custom	Document Number LED/KEYBOARD/SW	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 28	of 37







**CPU FAN**

5V

20 mil

L73  
0/08

C749  
2.2U/6.3V/06

C748  
1U/10V/04

[31]

D39  
\*SSM34PT L-F

5VFAN1

FAN1ON

CN22

PT=CWP043-A0G1T

5V


R594


4.7K/06

FAN1SIG

FAN1SIG [31]


**FAN1 PWM CONNECTOR**

 NBS/RD1/HW2	<b>PROJECT : AT3U</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>CABLE DOCKING/FAN</b>	Rev 2



# STRAP PIN


MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode




All hardware straps default internal pull-up, so don't need pull-up outside.  
A TEST need try  
--andrew ????




# SELECT KBC TYPE

PIN NAME	USE KBC3920	USE KBC3926
MY2	R208	REMOVE R208
BIOS_A0	REMOVE R808	R808




# TOUCH PAD CONNECTOR








C30: Add PD22 for 12cell battery issue











$$V_{out1} = (1 + R1/R2) * 0.5$$



Size Custom	Document Number DDRII 1.8VSUS/SMDDR_VTERM	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 36 of 37	

